Part Number Hot Search : 
4LS32 ADT74 74ALS LTC1143L MCR100 HA174 AX6156LE B0805
Product Description
Full Text Search
 

To Download HFA141206 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 (R)
HFA1412
Data Sheet January 23, 2006 FN4152.4
Quad, 350MHz, Low Power, Programmable Gain Buffer Amplifier
The HFA1412 is a quad closed loop Buffer featuring user programmable gain and high speed video performance. A unique feature of the HFA1412's pinout allows the user to select a voltage gain of +1, -1, or +2 (see the "Application Information" section). The on-chip gain setting resistors eliminate eight external resistors, thus saving board space or freeing up space for termination resistors. The on-chip feedback resistor is preset at the optimum value, and also eliminates worries about parasitic feedback capacitance. Additionally, the capacitance sensitive summing node is buried inside the package where it is unaffected by PCB parasitics. Compatibility with existing op amp pinouts provides flexibility to upgrade low gain amplifiers, while decreasing component count. Unlike most buffers, the standard pinout provides an upgrade path should a higher closed loop gain be needed at a future date. The HFA1412 is an excellent choice for component and composite video systems as indicated by the excellent gain flatness, and 0.03%/0.02 Degree Differential Gain/Phase specifications (RL = 150). Its ability to deliver a gain of +2 with no external resistors makes it particularly desirable for applications driving double terminated cables. For Military product, refer to the HFA1412/883 data sheet.
Features
* User Programmable For Closed-Loop Gains of +1, -1 or +2 Without Use of External Resistors * Wide -3dB Bandwidth. . . . . . . . . . . . . . . . . . . . . . 350MHz * Low Supply Current . . . . . . . . . . . . . . . . . . . . 6mA/Buffer * Excellent Gain Flatness (to 100MHz). . . . . . . . . . 0.08dB * Low Differential Gain and Phase . . . . 0.03%/0.02 Degree * Very Fast Slew Rate . . . . . . . . . . . . . . . . . . . . . 1650V/s * Fast Settling Time (0.1%). . . . . . . . . . . . . . . . . . . . . 28ns * High Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 55mA * Excellent Gain Accuracy . . . . . . . . . . . . . . . . . . . 0.99V/V * Overdrive Recovery . . . . . . . . . . . . . . . . . . . . . . . . <10ns * Standard Operational Amplifier Pinout * Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
* * * * * * * Video Distribution Amps Flash A/D Drivers Video Cable Drivers Video Switchers and Routers Medical Imaging Systems RGB Video Processing High Speed Oscilloscopes and Analyzers
HFA1412 (PDIP, SOIC) TOP VIEW
OUT1 1 14 OUT4 13 -IN4 12 +IN4 11 V10 +IN3 9 -IN3 8 OUT3
Pinout
Ordering Information
PART NUMBER HFA1412IP HFA1412IPZ (Note) HFA1412IB HFA1412IBZ (Note) HA5025EVAL PART MARKING HFA1412IP HFA1412IPZ HFA1412IB HFA1412IBZ TEMP. RANGE (C) PACKAGE PKG. DWG. # E14.3 E14.3 M14.15 M14.15
-IN1 2 +IN1 3 V+ 4 +IN2 5 -IN2 6 OUT2 7
-40 to 85 14 Ld PDIP -40 to 85 14 Ld PDIP* (Pb-free) -40 to 85 14 Ld SOIC -40 to 85 14 Ld SOIC (Pb-free)
Functional Diagram
425 -IN1 2 +IN1 3 425 -IN2 6 425 + 425 + 425 -IN3 9 +IN3 10 425 -IN4 13 +IN4 12 425 + 425 +
DIP Evaluation Board For Quad Op Amp
-
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
OUT1
-
+IN2 5
7
OUT2
-
8
OUT3
-
14 OUT4
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 1998, 2005, 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
HFA1412
Absolute Maximum Ratings
Voltage Between V+ and V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11V DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSUPPLY Output Current (Note 1) . . . . . . . . . . . . . . . . Short Circuit Protected ESD Rating Human Body Model (Per MIL-STD-883 Method 3015.7) . . . .600V
Thermal Information
Thermal Resistance (Typical, Note 2) JA (C/W) PDIP Package* . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 Maximum Junction Temperature (Die). . . . . . . . . . . . . . . . . . . 175C Maximum Junction Temperature (Plastic Package) . . . . . . . . 150C Maximum Storage Temperature Range . . . . . . . . . . -65C to 150C Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300C (SOIC-Lead Tips Only) *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . -40C to 85C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES: 1. Output is protected for short circuits to ground. Brief short circuits to ground will not degrade reliability, however, continuous (100% duty cycle) output current should not exceed 30mA for maximum reliability. 2. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
VSUPPLY = 5V, AV = +1, RL = 100, Unless Otherwise Specified. TEST CONDITIONS (NOTE 3) TEST LEVEL TEMP (C)
PARAMETER INPUT CHARACTERISTICS Output Offset Voltage
MIN
TYP
MAX
UNITS
A A
25 Full Full 25 Full 25 85 -40 25 85 -40 25 Full Full 25 Full 25 Full 25 85 -40 25 25 25, 85 -40 25
42 40 40 45 43 43 0.8 0.5 0.5 1.8 1.2 -
2 3 22 45 44 45 49 48 48 1 3 30 0.5 1.1 1.4 1.3 425 2 2.4 1.7 7
10 15 70 15 30 15 25 80 15 25 1 3 -
mV mV V/C mV mV dB dB dB dB dB dB A A nA/C A A A/V A/V M M M pF V V nV/Hz
Average Output Offset Voltage Drift Channel-to-Channel Output Offset Voltage Mismatch Common-Mode Rejection Ratio VCM = 1.8V VCM = 1.8V VCM = 1.2V Power Supply Rejection Ratio VPS = 1.8V VPS = 1.8V VPS = 1.2V Non-Inverting Input Bias Current
B A A A A A A A A A A
Non-Inverting Input Bias Current Drift Channel-to-Channel Non-Inverting Input Bias Current Mismatch Non-Inverting Input Bias Current Power Supply Sensitivity Non-Inverting Input Resistance VPS = 1.25V VCM = 1.8V VCM = 1.8V VCM = 1.2V Inverting Input Resistance Input Capacitance (either input) Input Voltage Common Mode Range (Implied by VIO CMRR and +RIN tests) Input Noise Voltage Density (Note 4) f = 100kHz
B A A A A A A A C C A A B
2
FN4152.4 January 23, 2006
HFA1412
Electrical Specifications
VSUPPLY = 5V, AV = +1, RL = 100, Unless Otherwise Specified. (Continued) TEST CONDITIONS f = 100kHz (NOTE 3) TEST LEVEL B TEMP (C) 25
PARAMETER Non-Inverting Input Noise Current Density (Note 4) TRANSFER CHARACTERISTICS Gain (VIN = -1V to +1V)
MIN -
TYP 3
MAX -
UNITS pA/Hz
AV = -1 AV = +1 AV = +2
A A A A A A
25 Full 25 Full 25 Full 25 Full 25 Full 25 Full
-0.98 -0.975 0.98 0.975 1.96 1.95 -
-0.996 -1.000 0.992 0.993 1.988 1.990 -
-1.02 -1.025 1.02 1.025 2.04 2.05 0.02 0.025 0.025 0.025 0.04 0.05
V/V V/V V/V V/V V/V V/V V/V V/V V/V V/V V/V V/V
Channel-to-Channel Gain Mismatch
AV = -1 AV = +1 AV = +2
A A A A A A
AC CHARACTERISTICS -3dB Bandwidth (VOUT = 0.2VP-P, Note 4) AV = -1 AV = +1, +RS = 620 AV = +2 Full Power Bandwidth (VOUT = 5VP-P at AV = +2 or -1, VOUT = 4VP-P at AV = +1, Note 4) AV = -1 AV = +1, +RS = 620 AV = +2 Gain Flatness (VOUT = 0.2VP-P, Note 4) AV = +1, to 25MHz, +RS = 620 AV = -1, to 50MHz AV = -1, to 100MHz AV = +2, to 50MHz AV = +2, to 100MHz Crosstalk (All Channels Hostile, Note 4) OUTPUT CHARACTERISTICS Output Voltage Swing (Note 4) AV = -1 A A 25 Full 3.0 2.8 3.2 3.0 V V 5MHz 10MHz B B B B B B B B B B B B B B B B B B B B B 25 Full 25 Full 25 Full 25 25 25 25 Full 25 Full 25 Full 25 Full 25 Full 25 25 200 190 160 150 220 190 320 280 230 210 350 300 225 190 160 0.10 0.12 0.06 0.08 0.08 0.13 0.05 0.06 0.08 0.16 -53 -50 0.18 0.20 0.10 0.16 0.20 0.30 0.09 0.10 0.16 0.30 MHz MHz MHz MHz MHz MHz MHz MHz MHz dB dB dB dB dB dB dB dB dB dB dB dB
3
FN4152.4 January 23, 2006
HFA1412
Electrical Specifications
VSUPPLY = 5V, AV = +1, RL = 100, Unless Otherwise Specified. (Continued) TEST CONDITIONS AV = -1, RL = 50 (NOTE 3) TEST LEVEL A A B AV = +2 10MHz B B B 20MHz B B Third Harmonic Distortion (AV = +2, VOUT = 2VP-P, Note 4) 10MHz B B 20MHz B B Reverse Isolation (S12, Note 4) Rise and Fall Times (VOUT = 0.5VP-P) Overshoot (VOUT = 0.5VP-P, VIN tRISE = 500ps, Notes 4, 5) Slew Rate (VOUT = 5VP-P at AV = +2 or -1, VOUT = 4VP-P at AV = +1) 30MHz, AV = +2 Rise Time Fall Time +OS -OS AV = -1 B TEMP (C) 25, 85 -40 25 25 25 Full 25 Full 25 Full 25 Full 25
PARAMETER Output Current (Note 4) Output Short Circuit Current DC Closed Loop Output Impedance Second Harmonic Distortion (AV = +2, VOUT = 2VP-P, Note 4)
MIN 50 28 -47 -45 -40 -39 -55 -55 -46 -46 -
TYP 55 42 100 0.2 -50 -48 -43 -41 -60 -60 -53 -50 -65
MAX -
UNITS mA mA mA dBc dBc dBc dBc dBc dBc dBc dBc dB
TRANSIENT RESPONSE AV = +2, Unless Otherwise Specified B B B B B B AV = +1, +RS = 620 AV = +2 Settling Time (VOUT = +2V to 0V Step, Note 4) To 0.1% To 0.05% To 0.02% Overdrive Recovery Time VIDEO CHARACTERISTICS Differential Gain (f = 3.58MHz, AV = +2) Differential Phase (f = 3.58MHz, AV = +2) POWER SUPPLY CHARACTERISTICS Power Supply Range Power Supply Current (Note 4) C A A NOTES: 3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only. 4. See Typical Performance Curves for more information. 5. Negative overshoot dominates for output signal swings below GND (e.g. 0.5VP-P), yielding a higher overshoot limit compared to the VOUT = 0V to 0.5V condition. See the "Application Information" section for details. 25 25 Full 4.5 5.9 6.1 5.5 6.1 6.3 V mA/Op Amp mA/Op Amp RL = 150 RL = 75 RL = 150 RL = 75 B B B B 25 25 25 25 0.03 0.05 0.02 0.05 % % Degrees Degrees VIN = 2V B B B B B B B B 25 25 25 25 25 Full 25 Full 25 Full 25 25 25 25 1150 1100 700 650 900 800 1.0 1.25 3 9 1700 1650 1000 950 1250 1150 28 33 38 8.5 ns ns % % V/s V/s V/s V/s V/s V/s ns ns ns ns
4
FN4152.4 January 23, 2006
HFA1412 Application Information
HFA1412 Advantages
The HFA1412 features a novel design which allows the user to select from three closed loop gains, without any external components. The result is a more flexible product, fewer part types in inventory, and more efficient use of board space. Implementing a quad, gain of 2, cable driver with this IC eliminates the eight gain setting resistors, which frees up board space for termination resistors. Like most newer high performance amplifiers, the HFA1412 is a current feedback amplifier (CFA). CFAs offer high bandwidth and slew rate at low supply currents, but can be difficult to use because of their sensitivity to feedback capacitance and parasitics on the inverting input (summing node). The HFA1412 eliminates these concerns by bringing the gain setting resistors on-chip. This yields the optimum placement and value of the feedback resistor, while minimizing feedback and summing node parasitics. Because there is no access to the summing node, the PCB parasitics do not impact performance at gains of +2 or -1 (see "Unity Gain Considerations" for discussion of parasitic impact on unity gain performance). The HFA1412's closed loop gain implementation provides better gain accuracy, lower offset and output impedance, and better distortion compared with open loop buffers.
Unity Gain Considerations
Unity gain selection is accomplished by floating the -Input of the HFA1412. Anything that tends to short the -Input to GND, such as stray capacitance at high frequencies, will cause the amplifier gain to increase toward a gain of +2. The result is excessive high frequency peaking, and possible instability. Even the minimal amount of capacitance associated with attaching the -Input lead to the PCB results in approximately 6dB of gain peaking. At a minimum this requires due care to ensure the minimum capacitance at the -Input connection. Table 1 lists five alternate methods for configuring the HFA1412 as a unity gain buffer, and the corresponding performance. The implementations vary in complexity and involve performance trade-offs. The easiest approach to implement is simply shorting the two input pins together, and applying the input signal to this common node. The amplifier bandwidth decreases from 550MHz to 370MHz, but excellent gain flatness is the benefit. A drawback to this approach is that the amplifier input noise voltage and input offset voltage terms see a gain of +2, resulting in higher noise and output offset voltages. Alternately, a 100pF capacitor between the inputs shorts them only at high frequencies, which prevents the increased output offset voltage but delivers less gain flatness. Another straightforward approach is to add a 620 resistor in series with the amplifier's positive input. This resistor and the HFA1412 input capacitance form a low pass filter which rolls off the signal bandwidth before gain peaking occurs. This configuration was employed to obtain the data sheet AC and transient parameters for a gain of +1.
Closed Loop Gain Selection
This "buffer" operates in closed loop gains of -1, +1, or +2, with gain selection accomplished via connections to the inputs. Applying the input signal to +IN and floating -IN selects a gain of +1 (see next section for layout caveats), while grounding -IN selects a gain of +2. A gain of -1 is obtained by applying the input signal to -IN with +IN grounded through a 50 resistor. The table below summarizes these connections:
GAIN (ACL) -1 +1 +2 CONNECTIONS +INPUT 50 to GND Input Input -INPUT Input NC (Floating) GND
Pulse Overshoot
The HFA1412 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased overshoot on the negative portion of the output waveform (see Figure 5, Figure 7, and Figure 9). This overshoot isn't present for small bipolar signals (see Figure 4, Figure 6, and Figure 8) or large positive signals. Figure 28 through Figure 31 illustrate the amplifier's overshoot dependency on input transition time, and signal polarity.
TABLE 1. UNITY GAIN PERFORMANCE FOR VARIOUS IMPLEMENTATIONS APPROACH Remove -IN Pin +RS = 620 +RS = 620 and Remove -IN Pin Short +IN to -IN (e.g., Pins 2 and 3) 100pF Capacitor Between +IN and -IN PEAKING (dB) 5.0 1.0 0.7 0.1 0.3 BW (MHz) 550 230 225 370 380 SR (V/s) 1300 1000 1000 500 550 0.1dB GAIN FLATNESS (MHz) 18 25 28 170 130
5
FN4152.4 January 23, 2006
HFA1412 PC Board Layout
This amplifier's frequency response depends greatly on the care taken in designing the PC board (PCB). The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must! Attention should be given to decoupling the power supplies. A large value (10F) tantalum in parallel with a small value (0.1F) chip capacitor works well in most cases. Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section. An example of a good high frequency layout is the Evaluation Board shown in Figure 3.
Evaluation Board
The performance of the HFA1412 may be evaluated using the HA5025 Evaluation Board, slightly modified as follows: 1. Remove the four feedback resistors, and leave the connections open. 2. a. For AV = +1 evaluation, remove the gain setting resistors (R1), and leave pins 2, 6, 9, and 13 floating. b. For AV = +2, replace the gain setting resistors (R1) with 0 resistors to GND. 3. Replace the 0 series output resistors with 50. The modified schematic for amplifier 1, and the board layout are shown in Figures 2 and 3. To order evaluation boards (part number HA5025EVAL), please contact your local sales office.
50 OUT R1 (NOTE) IN 50 1 2 3 4 5 +5V 10F 0.1F 6 7 9 8 GND GND + 14 13 12 11 10 0.1F -5V 10F NOTE: R1 = (AV = +1) or 0 (AV = +2)
Driving Capacitive Loads
Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (RS) in series with the output prior to the capacitance. Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the RS and CL combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance. RS and CL form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 350MHz. By decreasing RS as CL increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth decreases as the load capacitance increases. For example, at AV = +2, RS = 22, CL = 100pF, the overall bandwidth is 125MHz, and bandwidth drops to 100MHz at RS = 12, CL = 220pF.
50 SERIES OUTPUT RESISTANCE ()
FIGURE 2. MODIFIED EVALUATION BOARD SCHEMATIC
FIGURE 3A. TOP LAYOUT
40
30
20 AV = +2 10
AV = +1
0
0
50
100 200 300 150 250 LOAD CAPACITANCE (pF)
350
400
FIGURE 1. RECOMMENDED SERIES RESISTOR vs LOAD CAPACITANCE
FIGURE 3B. BOTTOM LAYOUT FIGURE 3. EVALUATION BOARD LAYOUT
FN4152.4 January 23, 2006
6
HFA1412 Typical Performance Curves
200 AV = +2 150 OUTPUT VOLTAGE (mV) OUTPUT VOLTAGE (V) 100 50 0 -50 -100 -150 -200 TIME (5ns/DIV.) 1.5 1.0 0.5 0 -0.5 -1.0 -1.5 -2.0 TIME (5ns/DIV.)
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified
2.0 AV = +2
FIGURE 4. SMALL SIGNAL PULSE RESPONSE
FIGURE 5. LARGE SIGNAL PULSE RESPONSE
200 150 OUTPUT VOLTAGE (mV) 100 50 0 -50 -100 -150 -200 TIME (5ns/DIV.) AV = +1
2.0 1.5 OUTPUT VOLTAGE (V) 1.0 0.5 0 -0.5 -1.0 -1.5 -2.0 TIME (5ns/DIV.) AV = +1
FIGURE 6. SMALL SIGNAL PULSE RESPONSE
FIGURE 7. LARGE SIGNAL PULSE RESPONSE
200 AV = -1 150 OUTPUT VOLTAGE (mV) OUTPUT VOLTAGE (V) 100 50 0 -50 -100 -150 -200 TIME (5ns/DIV.)
2.0 AV = -1 1.5 1.0 0.5 0 -0.5 -1.0 -1.5 -2.0 TIME (5ns/DIV.)
FIGURE 8. SMALL SIGNAL PULSE RESPONSE
FIGURE 9. LARGE SIGNAL PULSE RESPONSE
7
FN4152.4 January 23, 2006
HFA1412 Typical Performance Curves
NORMALIZED GAIN (dB) 6 3 AV = +2 0 -3 -6 PHASE AV = -1 PHASE (DEGREES) AV = +1 AV = +2 0 90 AV = -1 AV = +1 0.3 1 10 FREQUENCY (MHz) 100 180 270 500 GAIN VOUT = 200mVP-P GAIN (dB)
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified (Continued)
AV = +2, VOUT = 200mVP-P
9 6 3 0
GAIN RL = 1k RL = 100 RL = 50 0 RL = 1k RL = 100 RL = 50 90 180 270 100 500 PHASE (DEGREES) PHASE (DEGREES) PHASE (DEGREES)
PHASE
0.3
1
10 FREQUENCY (MHz)
FIGURE 10. FREQUENCY RESPONSE
FIGURE 11. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS
3 GAIN (dB) 0
AV = +1, VOUT = 200mVP-P 3 GAIN (dB) GAIN 0 -3 -6
AV = -1, VOUT = 200mVP-P
GAIN RL = 1k RL =100 RL = 50 180 90 RL = 1k RL = 100 RL = 50 0 -90 500
-3 -6 RL = 1k RL = 100 RL = 50 0 PHASE 90 RL = 1k RL = 100 RL = 50 0.3 1 10 FREQUENCY (MHz) 100 180 270 500 PHASE (DEGREES)
PHASE
0.3
1
10 FREQUENCY (MHz)
100
FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS
FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS
9 GAIN (dB) 6 3 0
AV = +2 GAIN (dB)
AV = +1 3 0 -3 -6 1VP-P 2.5VP-P 4VP-P PHASE 1VP-P 2.5VP-P 4VP-P 0.3 1 10 FREQUENCY (MHz) 100 0 90 180 270 360 500 GAIN
GAIN
1VP-P 2.5VP-P 4VP-P PHASE (DEGREES)
PHASE 1VP-P 2.5VP-P 4VP-P
0 90 180 270 100 360 500
0.3
1
10 FREQUENCY (MHz)
FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES
FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES
8
FN4152.4 January 23, 2006
HFA1412 Typical Performance Curves
3 GAIN (dB) 0 -3 -6 AV = -1 NORMALIZED GAIN (dB)
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified (Continued)
VOUT = 5VP-P
6 3 0 -3 -6 -9 -12 -15 -18
GAIN 1VP-P 2.5VP-P 4VP-P 1VP-P 4VP-P 2.5VP-P 180 90 0 -90 PHASE (DEGREES)
AV = +2 AV = +1 AV = -1
PHASE
0.3
1
10 FREQUENCY (MHz)
100
500
-21 0.3
1
10 FREQUENCY (MHz)
100
500
FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES
FIGURE 17. FULL POWER BANDWIDTH
450
0.5 VOUT = 200mVP-P 0.4 NORMALIZED GAIN (dB) 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 AV = -1 AV = +2 AV = +1
400 BANDWIDTH (MHz) AV = +2 350 AV = -1
300
250 AV = +1 200 -50 -25 0 25 50 75 100 125
-0.5
1
TEMPERATURE (C)
10 FREQUENCY (MHz)
100
200
FIGURE 18. -3dB BANDWIDTH vs TEMPERATURE
FIGURE 19. GAIN FLATNESS
-40 -45 -50 AV = +2 AV = -1 AV = +1 CROSSTALK (dB) -55 GAIN (dB) -60 -65 -70 -75 -80 -85 -90 0.3 1 10 FREQUENCY (MHz) 100 500
0 -10 -20 -30 -40 -50 -60 -70 -80 -90 0.3 1 10 FREQUENCY (MHz) 100 RL = 100 RL =
FIGURE 20. REVERSE ISOLATION (S12)
FIGURE 21. ALL HOSTILE CROSSTALK
9
FN4152.4 January 23, 2006
HFA1412 Typical Performance Curves
-40 AV = +2 -45 DISTORTION (dBc) -50 DISTORTION (dBc) 10MHz -55 -60 -65 -70 -75 -80 -5 20MHz -45 -50 20MHz -55 -60 10MHz -65 -70 -75 -80 -2 1 4 7 10 13 -5 -2 1 4 7 10 13 OUTPUT POWER (dBm) OUTPUT POWER (dBm)
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified (Continued)
-40 AV = +2
FIGURE 22. 2nd HARMONIC DISTORTION vs POUT
FIGURE 23. 3rd HARMONIC DISTORTION vs POUT
-40 AV = +1 -45 20MHz DISTORTION (dBc) DISTORTION (dBc) -50 -55 10MHz -60 -65 -70 -75 -80 -5
-40 AV = +1 -45 -50 20MHz -55 -60 -65 -70 -75 -80 -2 1 4 7 OUTPUT POWER (dBm) 10 13 -5 -2 1 4 7 OUTPUT POWER (dBm) 10 13 10MHz
FIGURE 24. 2nd HARMONIC DISTORTION vs POUT
FIGURE 25. 3rd HARMONIC DISTORTION vs POUT
-40 AV = -1 -45 DISTORTION (dBc) -50 10MHz -55 -60 -65 -70 -75 -80 -5 DISTORTION (dBc) 20MHz
-40 AV = -1 -45 -50 -55 -60 -65 -70 -75 -80 10MHz 20MHz
-2
1
4
7
10
13
-5
-2
1
4
7
10
13
OUTPUT POWER (dBm)
OUTPUT POWER (dBm)
FIGURE 26. 2nd HARMONIC DISTORTION vs POUT
FIGURE 27. 3rd HARMONIC DISTORTION vs POUT
10
FN4152.4 January 23, 2006
HFA1412 Typical Performance Curves
20 VOUT = +0.5V 15 OVERSHOOT (%) OVERSHOOT (%) 15
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified (Continued)
20 VOUT = +1V
10 AV = +1 5 AV = -1 0 100 500 900 1300 AV = +2 1700 2100
10 AV = +1 5 AV = +2
AV = -1 0 100 500 900 1300
1700
2100
INPUT TRANSITION TIME (ps)
INPUT TRANSITION TIME (ps)
FIGURE 28. OVERSHOOT vs TRANSITION TIME
FIGURE 29. OVERSHOOT vs TRANSITION TIME
20 VOUT = 0.5VP-P 15 OVERSHOOT (%)
20 VOUT = 1VP-P AV = +2 AV = +1
OVERSHOOT (%)
AV = +1
15
AV = -1 10
10 AV = +2 5 AV = -1 0 100
5
500
900
1300
1700
2100
0 100
500
900
1300
1700
2100
INPUT TRANSITION TIME (ps)
INPUT TRANSITION TIME (ps)
FIGURE 30. OVERSHOOT vs TRANSITION TIME
FIGURE 31. OVERSHOOT vs TRANSITION TIME
0.02 0.01 0 ERROR (%) -0.01 -0.02 -0.03 -0.04 -0.05 -0.06 -1.5 AV = +2 AV = +1 AV = -1 SETTLING ERROR (%) 1.5 AV = +2
0.2
0.1 0.05 0 -0.05 -0.1
-0.2 -1.0 -0.5 0 0.5 1.0
10
20
30
40
INPUT VOLTAGE (V)
50 TIME (ns)
60
70
80
90
FIGURE 32. INTEGRAL LINEARITY ERROR
FIGURE 33. SETTLING RESPONSE
11
FN4152.4 January 23, 2006
HFA1412 Typical Performance Curves
6.6 SUPPLY CURRENT (mA/AMPLIFIER) 6.5 6.4 6.3 6.2 6.1 6.0 5.9 5.8 5.7 5.6 5.5 4.5 5 5.5 6 SUPPLY VOLTAGE (V) 6.5 7 OUTPUT VOLTAGE (V)
VSUPPLY = 5V, TA = 25C, RL = 100, Unless Otherwise Specified (Continued)
3.6 3.5 3.4 3.3 3.2 3.1 3.0 2.9 2.8 2.7 2.6 -50 -25 0 25 50 75 100 125 TEMPERATURE (C) +VOUT (RL= 50) |-VOUT| (RL= 50)
AV = -1
|-VOUT| (RL= 100) +VOUT (RL= 100)
FIGURE 34. SUPPLY CURRENT vs SUPPLY VOLTAGE
FIGURE 35. OUTPUT VOLTAGE vs TEMPERATURE
50
20
30
12
20 INI 10 ENI
8
4
0 0.1 1 10 FREQUENCY (kHz)
0 100
FIGURE 36. INPUT NOISE CHARACTERISTICS
12
NOISE CURRENT (pA/Hz)
NOISE VOLTAGE (nV/Hz)
40
16
FN4152.4 January 23, 2006
HFA1412 Die Characteristics
DIE DIMENSIONS: 79 mils x 118 mils x 19 mils 2000m x 3000m x 483m METALLIZATION: Type: Metal 1: AICu(2%)/TiW Thickness: Metal 1: 8kA 0.4kA Type: Metal 2: AICu(2%) Thickness: Thickness: Metal 2: 16kA 0.8kA SUBSTRATE POTENTIAL (Powered Up): Floating (Recommend Connection to V-) PASSIVATION: Type: Nitride Thickness: 4kA 0.5kA TRANSISTOR COUNT: 320
HFA1412
-IN1 OUT1 OUT4 -IN4
Metallization Mask Layout
+IN1
+IN4
V+
V-
+IN2
+IN3
-IN2
OUT2
V-
OUT3
-IN3
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 13
FN4152.4 January 23, 2006


▲Up To Search▲   

 
Price & Availability of HFA141206

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X